Sofics Datasheet – TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance

Published by

on

This TSMC 3nm 1.2V ESD Local Clamp provides low-capacitance, low-leakage on-chip ESD protection for sensitive I/O and high-speed interface pins. The IP macro is designed in TSMC 3nm and can be ported to other technologies upon request using Sofics in-house design tool flow.

Sofics Datasheet – [DS-TS3N-1V2-LC-ESD]

Key Highlights

  • Silicon-proven ESD protection for FinFET technologies
  • High robustness against HBM, CDM, latch-up and system-level stress conditions
  • Low parasitic capacitance
  • Compact layout footprint compared to conventional foundry ESD solutions
  • Customizable trigger, holding voltage, leakage and clamp configuration
  • Modular design enables fast and reliable turnaround and low NRE

Details

ParameterValue
VDD0.75V ±10%
VDDIO1.2V ±10%
Temperature Tj-40C to 125C

Key Features

ParameterValue
TLP1A
HBM1kV
CDM5A
Leakage<2nA
Capacitance<50fF (Junction)
~100fF (Junction + Metal)

Area

TypeSize [µm²]
IO<2000

Summary

The TSMC 3nm 1.2V ESD Local Clamp provides robust on-chip protection for sensitive I/O and interface pins while minimizing impact on signal performance, leakage, and silicon area. The solution can be adapted to specific interface requirements, voltage domains, ESD robustness targets, and foundry design rules.

The low-capacitance protection concept supports reliable operation under HBM and CDM stress conditions and can be customized for higher robustness levels, low-capacitance interfaces, low-leakage applications, or reduced area.

Pin Schematic

TSMC 3nm 1.2V ESD local clamp schematic

Features

  • Local protection for I/O / analog / RF / high-speed pins
  • Supports HBM and CDM robustness targets
  • Low-capacitance implementation
  • Low-leakage options available
  • Compact ESD clamp layout
  • Compatible with foundry or custom pad ring integration

Sofics offers a broad portfolio of configurable specialty I/Os enabling flexible integration across multiple voltage domains and applications. Explore our TSMC ESD and specialty I/O solutions and low-leakage ESD solutions. Additional variants and features can be supported upon request, allowing fast customization through minimal design changes. For more information, visit www.sofics.com or contact us at bd@sofics.com.

Sofics proprietary and confidential © 2026

Discover more from Sofics

Subscribe now to keep reading and get access to the full archive.

Continue reading