Sofics Datasheet – TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap

Published by

on

This TSMC 3nm 1.8V, 1.2V and 0.9V ESD Local Protection IP provides low-capacitance, low-leakage protection for sensitive I/O and interface pins. It is designed in TSMC 3nm and can be ported to other technologies upon request using Sofics in-house design tool flow.

Sofics Datasheet – [DS-TS3N-1V8-1V2-0v9-LC-LWC01-ESD]

Key Highlights

  • Silicon-proven ESD protection for FinFET technologies
  • High robustness against HBM, CDM, latch-up and system-level stress conditions
  • Low parasitic capacitance
  • Compact layout footprint compared to conventional foundry ESD solutions
  • Customizable trigger, holding voltage, leakage and clamp configuration
  • Modular design enables fast and reliable turnaround and low NRE

Details

ParameterValue
VDD1.8V ±10%
VDDIOVDD ±0.3
Temperature Tj-40C to 125C

Key Features

ParameterValue
TLP200mA
HBM300V
Leakage<100nA
Capacitance<13.20fF

Area

TypeSize [μm²]
IO113.24

Summary

The TSMC 3nm 0.8V ESD Local Protection provides robust on-chip protection for sensitive I/O and interface pins while minimizing impact on signal performance, leakage, and silicon area. The solution can be adapted to specific interface requirements, voltage domains, ESD robustness targets, and foundry design rules.

The low-capacitance ESD protection concept supports reliable operation under HBM and CDM stress conditions and can be customized for higher robustness levels, low-capacitance interfaces, low-leakage applications, or reduced area.

Pin Schematic

TSMC 12nm 0.8V ESD local protection schematic

Features

  • Local protection for I/O / analog / RF / high-voltage pins
  • Supports HBM and CDM robustness targets
  • Low-capacitance implementation
  • Low-leakage options available
  • Compact ESD clamp layout
  • Compatible with foundry or custom pad ring integration

Sofics offers a broad portfolio of configurable specialty I/Os and ESD protection enabling flexible integration across multiple voltage domains and applications. Explore our ESD and specialty I/O solutions for TSMC and low-leakage ESD solutions. Additional variants and features can be supported upon request, allowing fast customization through minimal design changes. For more information, visit www.sofics.com or contact us at bd@sofics.com.

Sofics proprietary and confidential © 2026

Discover more from Sofics

Subscribe now to keep reading and get access to the full archive.

Continue reading