Sofics Datasheet – TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap

Published by

on

This specific IP macro is designed in TSMC 7nm and can be ported to other technologies upon request using Sofics in-house design tool flow. Multiple clamp variants enable trade-offs between ESD robustness, parasitic capacitance, leakage and silicon area, including options down to 10fF capacitance and 133.84µm² area.

Sofics Datasheet – [DS-TS7N-0V75-LC-ESD]

Key Highlights

  • Silicon-proven ESD protection for FinFET technologies
  • High robustness against HBM, CDM, latch-up and system-level stress conditions
  • Low parasitic capacitance
  • Compact layout footprint compared to conventional foundry ESD solutions
  • Customizable trigger, holding voltage, leakage and clamp configuration
  • Modular design enables fast and reliable turnaround and low NRE

Details

ParameterValue
VDD0.75V ±10% | 0.9V ±10%
Temperature Tj-40C to 25C

Features

  • Local protection for I/O / analog / RF pins
  • Supports HBM and CDM robustness targets
  • Low-capacitance implementation
  • Low-leakage options available
  • Compact ESD clamp layout
  • Compatible with foundry or custom pad ring integration

Summary

This ESD protection IP provides robust on-chip protection for sensitive I/O, supply, and interface pins while minimizing impact on signal performance, leakage, and silicon area. The solution is designed for integration in multiple process nodes and can be adapted to specific interface requirements, voltage domains, and foundry design rules.

The protection concept supports reliable operation under HBM and CDM stress conditions and can be customized for higher robustness levels, low-capacitance interfaces, low-leakage applications, or reduced-area.

Pin Schematic

TSMC 7nm 0.75V low-capacitance ESD Local Clamp schematic

Example Set of Clamps

TypeHBM TargetLeakageCapacitance [fF]Area [µm²]
High ESD, low-cap1kV HBM200pA at 125C48401.45
Lower area, low-cap1kV HBM200pA at 125C48323.65
Ultra-low cap / small area100V HBM50pA at 125C14.3156.62
Lowest cap / lowest area80V HBM50pA at 125C10133.84

Sofics offers a broad portfolio of configurable specialty I/Os enabling flexible integration across multiple voltage domains and applications. Explore our TSMC IP solutions and low-leakage solutions. Additional variants and features can be supported upon request, allowing fast customization through minimal design changes. For more information, visit www.sofics.com or contact us at bd@sofics.com.

Sofics proprietary and confidential © 2026